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I. INTRODUCTION
The Tunnel Field-Effect Transistor (TFET) is considered to be one of the most promising steep slope transistors for low power applications (V DD < 0.3 V) [1] . Based on improved understanding of these devices, a number of research groups have been able to demonstrate TFETs that operate below the thermal limit [2] [3] [4] . A number of different semiconductors (Si as well as III-V) and geometries have been utilized to fabricate TFETs [5, 6] . Vertical InAs/InGaAsSb/GaSb nanowires with 20-nm-thick channel have demonstrated the ability to operate well below the thermal limit reaching subthreshold swings down to 43 mV/dec at V DS of 0.1 V and to combine the steep slope with high current levels due to the staggered bandgap alignment [7, 8] . Further device improvement and integration density require scaling of the drain, channel, and source diameters. In this work, we are scaling the diameter of the InAs segment (drain/channel) to a diameter of 10 nm and InGaAsSb source (from 30 to 18 nm) and demonstrate improved subthreshold swing. Also, the impact of source-gate overlap is studied.
II. Fabrication
The fabrication follows a previously reported process [7, 8] . Prior to growth, Au-seed particles were defined in arrays with 1-8 nanowires using Electron Beam Lithography (EBL) and PMMA based lift-off on an n + -InAs layer (260 nm) integrated on a highly resistive Si (111) substrate (ρ>12 kΩ-cm) [9] . The diameter of the Au-seed particles was set to either 40 or 44 nm with a spacing of 1.5 µm. The growth of the nanowires was subsequently performed using metal-organic-vapor-phase epitaxy (MOVPE) utilizing the vapor-liquid-solid growth method. The growth of the InAs and GaSb segments were the same as described in [8] . However, the InGaAsSb segment was grown using trimethylgallium, arsine, and trimethylantimony with gas phase molar fraction of 4.9⋅10 -5 , 5.1⋅10 -6 , and 1.3⋅10 -4 , respectively. Thus, compared to the growth used in [7, 8] , the growth rate was lower due to lower arsine flow. The final composition at the source side is In 0.29 Ga 0.71 As 0.66 Sb 0.34 determined using energy dispersive X-ray spectroscopy [8] . The bottom part of the InAs was n-doped with an estimated doping of 10 19 cm -3 using triethyltin and the InGaAsSb/GaSb-segments where p-doped with an estimated doping of 10 19 cm -3 using diethylzinc. Using this recipe, four samples (A, B, C, D) with similar nanowires where grown. The next step after the growth was digital etching to reduce the diameter of the InAs to either 20, 15 or 10 nm. During this process, the InGaAsSb diameter was also reduced although with a slower rate. The diameter of the GaSb segment was unaffected. Nanowires with 10-nm-thick diameter, see Fig 1a, are included on sample D that was most extensively etched. Subsequent processing of these samples was performed using the same steps as described in [7, 8] More details on the devices can be found in Table 1 . off-current of these devices is one order of magnitude lower than the devices with larger diameters (18-20 nm) presented in [7, 8] .
III. DISCUSSION
To further understand why the drive current decreases in thinner diameters we evaluate R ON and NDR. Fig. 3a shows how R ON changes with a reduction of the InAs diameter and as it is reduced below 15 nm, a larger increase in R ON is observed. Comparison of the NDR region in the output data for devices with 20, 15, and 10 nm shows that the peak and valley currents of the device with thinnest diameter is noticeably lower (Fig. 3 b,c) .
Devices with larger diameters show similar I peak even if they have different R ON , suggesting a similar transmission across the heterojunction with a slightly different access resistance. For the thinnest nanowire, the current density is lower and the peak voltage higher, suggesting a reduced transmission across the heterojunction as well as a higher series resistance. We attribute the current reduction for the 10-nm-diameter devices to both carrier depletion at the surfaces and decreased tunneling probability, for instance due to quantum confinement, as calculated previously [11] and both effects need to be considered in the device design. However, source depletion certainly plays a role for these thin heterojunctions as well. Similar scaling trends with increasing R ON and reducing I peak has been observed for broken gap InAs/GaSb as well (not shown). Those devices operate with 100x lower R ON due to the broken gap heterostructure, and the data shows the ability of the device structure to operate at higher current levels after optimization of the heterojunction.
To confirm the influence of the series resistance, a NDR region of a device with 15 nm diameter is shown in Fig 3d. As the V GD is increased, the I peak moves to higher V SD due to series resistance supporting the high R ON values.
IV. CONCLUSIONS
We have demonstrated vertical InAs/InGaAsSb/GaSb nanowire TFETs with channel diameters of 20, 15, and 10 nm with the ability to operate well below 60 mV/decade. Devices with a single 10-nm-thick nanowire have demonstrated ability to reach 35 mV/decade at V DS = 0.05 V. However, at this diameter, the impact of RTS noise is stronger. We also find that the gate-alignment is critical for the on-state as the source is depleted. Fabrication of highly scaled TFETs requires a careful consideration of used heterostructure to limit possible impacts of quantization with adequate gate alignment to avoid source depletion. Furthermore, a highly scaled channel will require a highk/semiconductor interface of higher quality to reduce the impact of RTS. Identified challenges needs to be addressed to fully harvest the potential of highly scaled TFETs, however, there is a path forward to explore these exciting devices. 
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